A Field-Programmable Gate Array Implementation of the Serially Concatenated Pulse-Position Modulation Decoder
نویسندگان
چکیده
We describe the development of a hardware turbo decoder on a field-programmable gate array for high-speed free-space laser communications. This system will be used by NASA’s Mars Laser Communications Demonstration project on the Mars Telecommunication Orbiter, the first use of high-speed laser communication from deep space. The error-correction code design has been shown to perform within 0.9 dB of the Shannon capacity on a nominal mission operating condition. The implemented decoder achieves a throughput of 1.23 mega-bits per second (Mbps). We outline potential improvements on the current design that can lead to a 50-Mbps decoder.
منابع مشابه
Hardware Implementation of Serially Concatenated PPM Decoder
A prototype decoder for a serially concatenated pulse position modulation (SCPPM) code has been implemented in a field-programmable gate array (FPGA). At the time of this reporting, this is the first known hardware SCPPM decoder. The SCPPM coding scheme, conceived for free-space optical communications with both deep-space and terrestrial applications in mind, is an improvement of several dB ove...
متن کاملImplementation of a Coded Modulation for Deep Space Optical Communications
Abstract— We present an efficient implementation of a coded modulation for the deep space optical channel. NASA designed this so called serially concatenated pulse position modulation (SCPPM) code to provide an optical link that can operate within one dB signal energy of the Shannon capacity during a nominal mission condition from Mars. Here, we describe some of the challenges in realizing the ...
متن کاملDesign and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...
متن کاملField Programmable Gate Array–based Implementation of an Improved Algorithm for Objects Distance Measurement (TECHNICAL NOTE)
In this work, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements image processing algorithms for real-time distance measurement is presented. Using embedded development kit (EDK) tools from Xilinx, the system is developed on a spartan3 / xc3s400, one of the common and low cost field programmable gate arrays from the Xilinx Spartan fami...
متن کاملField Programmable Gate Array Implementation of Active Control Laws for Multi-mode Vibration Damping
This paper investigate the possibility and effectiveness of multi-mode vibration control of a plate through real-time FPGA (Field Programmable Gate Array) implementation. This type of embedded system offers true parallel and high throughput computation abilities. The control object is an aluminum panel, clamped to a Perspex box’s upper side. Two types of control laws are studied. The first belo...
متن کامل